



(56)

**References Cited****U.S. PATENT DOCUMENTS**

5,198,803	A	3/1993	Shie et al.	6,680,580	B1	1/2004	Sung
5,204,661	A	4/1993	Hack et al.	6,687,266	B1	2/2004	Ma et al.
5,266,515	A	11/1993	Robb et al.	6,690,000	B1	2/2004	Muramatsu et al.
5,489,918	A	2/1996	Mosier	6,690,344	B1	2/2004	Takeuchi et al.
5,498,880	A	3/1996	Lee et al.	6,693,388	B2	2/2004	Oomura
5,557,342	A	9/1996	Eto et al.	6,693,610	B2	2/2004	Shannon et al.
5,572,444	A	11/1996	Lentz et al.	6,697,057	B2	2/2004	Koyama et al.
5,589,847	A	12/1996	Lewis	6,720,942	B2	4/2004	Lee et al.
5,619,033	A	4/1997	Weisfield	6,724,151	B2	4/2004	Yoo
5,648,276	A	7/1997	Hara et al.	6,734,636	B2	5/2004	Sanford et al.
5,670,973	A	9/1997	Basseti et al.	6,738,034	B2	5/2004	Kaneko et al.
5,691,783	A	11/1997	Numao et al.	6,738,035	B1	5/2004	Fan
5,714,968	A	2/1998	Ikeda	6,753,655	B2	6/2004	Shih et al.
5,723,950	A	3/1998	Wei et al.	6,753,834	B2	6/2004	Mikami et al.
5,744,824	A	4/1998	Kousai et al.	6,756,741	B2	6/2004	Li
5,745,660	A	4/1998	Kolpatzik et al.	6,756,952	B1	6/2004	Decaux et al.
5,748,160	A	5/1998	Shieh et al.	6,756,958	B2	6/2004	Furuhashi et al.
5,815,303	A	9/1998	Berlin	6,771,028	B1	8/2004	Winters
5,870,071	A	2/1999	Kawahata	6,777,712	B2	8/2004	Sanford et al.
5,874,803	A	2/1999	Garbuzov et al.	6,777,888	B2	8/2004	Kondo
5,880,582	A	3/1999	Sawada	6,781,567	B2	8/2004	Kimura
5,903,248	A	5/1999	Irwin	6,806,497	B2	10/2004	Jo
5,917,280	A	6/1999	Burrows et al.	6,806,638	B2	10/2004	Lin et al.
5,923,794	A	7/1999	McGrath et al.	6,806,857	B2	10/2004	Sempel et al.
5,945,972	A	8/1999	Okumura et al.	6,809,706	B2	10/2004	Shimoda
5,949,398	A	9/1999	Kim	6,815,975	B2	11/2004	Nara et al.
5,952,789	A	9/1999	Stewart et al.	6,828,950	B2	12/2004	Koyama
5,952,991	A	9/1999	Akiyama	6,853,371	B2	2/2005	Miyajima et al.
5,982,104	A	11/1999	Sasaki et al.	6,859,193	B1	2/2005	Yumoto
5,990,629	A	11/1999	Yamada et al.	6,873,117	B2	3/2005	Ishizuka
6,023,259	A	2/2000	Howard et al.	6,876,346	B2	4/2005	Anzai et al.
6,069,365	A	5/2000	Chow et al.	6,885,356	B2	4/2005	Hashimoto
6,091,203	A	7/2000	Kawashima et al.	6,900,485	B2	5/2005	Lee
6,097,360	A	8/2000	Holloman	6,903,734	B2	6/2005	Eu
6,144,222	A	11/2000	Ho	6,909,243	B2	6/2005	Inukai
6,177,915	B1	1/2001	Beeteson et al.	6,909,419	B2	6/2005	Zavracky et al.
6,229,506	B1	5/2001	Dawson et al.	6,911,960	B1	6/2005	Yokoyama
6,229,508	B1	5/2001	Kane	6,911,964	B2	6/2005	Lee et al.
6,246,180	B1	6/2001	Nishigaki	6,914,448	B2	7/2005	Jinno
6,252,248	B1	6/2001	Sano et al.	6,919,871	B2	7/2005	Kwon
6,259,424	B1	7/2001	Kurogane	6,924,602	B2	8/2005	Komiya
6,262,589	B1	7/2001	Tamukai	6,937,215	B2	8/2005	Lo
6,271,825	B1	8/2001	Greene et al.	6,937,220	B2	8/2005	Kitaura et al.
6,288,696	B1	9/2001	Holloman	6,940,214	B1	9/2005	Komiya et al.
6,304,039	B1	10/2001	Appelberg et al.	6,943,500	B2	9/2005	LeChevalier
6,307,322	B1	10/2001	Dawson et al.	6,947,022	B2	9/2005	McCartney
6,310,962	B1	10/2001	Chung et al.	6,954,194	B2	10/2005	Matsumoto et al.
6,320,325	B1	11/2001	Cok et al.	6,956,547	B2	10/2005	Bae et al.
6,323,631	B1	11/2001	Juang	6,975,142	B2	12/2005	Azami et al.
6,356,029	B1	3/2002	Hunter	6,975,332	B2	12/2005	Arnold et al.
6,373,454	B1	4/2002	Knapp et al.	6,995,510	B2	2/2006	Murakami et al.
6,392,617	B1	5/2002	Gleason	6,995,519	B2	2/2006	Arnold et al.
6,414,661	B1	7/2002	Shen et al.	7,023,408	B2	4/2006	Chen et al.
6,417,825	B1	7/2002	Stewart et al.	7,027,015	B2	4/2006	Booth, Jr. et al.
6,433,488	B1	8/2002	Bu	7,027,078	B2	4/2006	Reihl
6,437,106	B1	8/2002	Stoner et al.	7,034,793	B2	4/2006	Sekiya et al.
6,445,369	B1	9/2002	Yang et al.	7,038,392	B2	5/2006	Libsch et al.
6,475,845	B2	11/2002	Kimura	7,057,359	B2	6/2006	Hung et al.
6,501,098	B2	12/2002	Yamazaki	7,061,451	B2	6/2006	Kimura
6,501,466	B1	12/2002	Yamagishi et al.	7,064,733	B2	6/2006	Cok et al.
6,518,962	B2	2/2003	Kimura et al.	7,071,932	B2	7/2006	Libsch et al.
6,522,315	B2	2/2003	Ozawa et al.	7,088,051	B1	8/2006	Cok
6,525,683	B1	2/2003	Gu	7,088,052	B2	8/2006	Kimura
6,531,827	B2	3/2003	Kawashima	7,102,378	B2	9/2006	Kuo et al.
6,542,138	B1	4/2003	Shannon et al.	7,106,285	B2	9/2006	Naugler
6,555,420	B1	4/2003	Yamazaki	7,112,820	B2	9/2006	Chang et al.
6,580,408	B1	6/2003	Bae et al.	7,116,058	B2	10/2006	Lo et al.
6,580,657	B2	6/2003	Sanford et al.	7,119,493	B2	10/2006	Fryer et al.
6,583,398	B2	6/2003	Harkin	7,122,835	B1	10/2006	Ikeda et al.
6,583,775	B1	6/2003	Sekiya et al.	7,127,380	B1	10/2006	Iverson et al.
6,594,606	B2	7/2003	Everitt	7,129,914	B2	10/2006	Knapp et al.
6,618,030	B2	9/2003	Kane et al.	7,164,417	B2	1/2007	Cok
6,639,244	B1	10/2003	Yamazaki et al.	7,193,589	B2	3/2007	Yoshida et al.
6,668,645	B1	12/2003	Gilmour et al.	7,224,332	B2	5/2007	Cok
6,677,713	B1	1/2004	Sung	7,227,519	B1	6/2007	Kawase et al.
				7,245,277	B2	7/2007	Ishizuka
				7,248,236	B2	7/2007	Nathan et al.
				7,262,753	B2	8/2007	Tanghe et al.
				7,274,363	B2	9/2007	Ishizuka et al.

(56)

## References Cited

## U.S. PATENT DOCUMENTS

7,310,092	B2	12/2007	Imamura	2002/0167474	A1	11/2002	Everitt
7,315,295	B2	1/2008	Kimura	2002/0180369	A1	12/2002	Koyama
7,321,348	B2	1/2008	Cok et al.	2002/0180721	A1	12/2002	Kimura et al.
7,339,560	B2	3/2008	Sun	2002/0181276	A1	12/2002	Yamazaki
7,355,574	B1	4/2008	Leon et al.	2002/0186214	A1	12/2002	Siwinski
7,358,941	B2	4/2008	Ono et al.	2002/0190924	A1	12/2002	Asano et al.
7,368,868	B2	5/2008	Sakamoto	2002/0190971	A1	12/2002	Nakamura et al.
7,411,571	B2	8/2008	Huh	2002/0195967	A1	12/2002	Kim et al.
7,414,600	B2	8/2008	Nathan et al.	2002/0195968	A1	12/2002	Sanford et al.
7,423,617	B2	9/2008	Giraldo et al.	2003/0020413	A1	1/2003	Oomura
7,453,054	B2	11/2008	Lee et al.	2003/0030603	A1	2/2003	Shimoda
7,474,285	B2	1/2009	Kimura	2003/0043088	A1	3/2003	Booth et al.
7,502,000	B2	3/2009	Yuki et al.	2003/0057895	A1	3/2003	Kimura
7,528,812	B2	5/2009	Tsuge et al.	2003/0058226	A1	3/2003	Bertram et al.
7,535,449	B2	5/2009	Miyazawa	2003/0062524	A1	4/2003	Kimura
7,554,512	B2	6/2009	Steer	2003/0063081	A1	4/2003	Kimura et al.
7,569,849	B2	8/2009	Nathan et al.	2003/0071821	A1	4/2003	Sundahl et al.
7,576,718	B2	8/2009	Miyazawa	2003/0076048	A1	4/2003	Rutherford
7,580,012	B2	8/2009	Kim et al.	2003/0090447	A1	5/2003	Kimura
7,589,707	B2	9/2009	Chou	2003/0090481	A1	5/2003	Kimura
7,609,239	B2	10/2009	Chang	2003/0107560	A1	6/2003	Yumoto et al.
7,619,594	B2	11/2009	Hu	2003/0111966	A1	6/2003	Mikami et al.
7,619,597	B2	11/2009	Nathan et al.	2003/0122745	A1	7/2003	Miyazawa
7,633,470	B2	12/2009	Kane	2003/0122813	A1	7/2003	Ishizuki et al.
7,656,370	B2	2/2010	Schneider et al.	2003/0142088	A1	7/2003	LeChevalier
7,800,558	B2	9/2010	Routley et al.	2003/0151569	A1	8/2003	Lee et al.
7,847,764	B2	12/2010	Cok et al.	2003/0156101	A1	8/2003	Le Chevalier
7,859,492	B2	12/2010	Kohno	2003/0174152	A1	9/2003	Noguchi
7,868,859	B2	1/2011	Tomida et al.	2003/0179626	A1	9/2003	Sanford et al.
7,876,294	B2	1/2011	Sasaki et al.	2003/0185438	A1	10/2003	Osawa et al.
7,924,249	B2	4/2011	Nathan et al.	2003/0197663	A1	10/2003	Lee et al.
7,932,883	B2	4/2011	Klompenhouwer et al.	2003/0210256	A1	11/2003	Mori et al.
7,969,390	B2	6/2011	Yoshida	2003/0230141	A1	12/2003	Gilmour et al.
7,978,187	B2	7/2011	Nathan et al.	2003/0230980	A1	12/2003	Forrest et al.
7,994,712	B2	8/2011	Sung et al.	2003/0231148	A1	12/2003	Lin et al.
8,026,876	B2	9/2011	Nathan et al.	2004/0032382	A1	2/2004	Cok et al.
8,049,420	B2	11/2011	Tamura et al.	2004/0066357	A1	4/2004	Kawasaki
8,077,123	B2	12/2011	Naugler, Jr.	2004/0070557	A1	4/2004	Asano et al.
8,115,707	B2	2/2012	Nathan et al.	2004/0070565	A1	4/2004	Nayar et al.
8,223,177	B2	7/2012	Nathan et al.	2004/0090186	A1	5/2004	Yoshida et al.
8,232,939	B2	7/2012	Nathan et al.	2004/0090400	A1	5/2004	Yoo
8,259,044	B2	9/2012	Nathan et al.	2004/0095297	A1	5/2004	Libsch et al.
8,264,431	B2	9/2012	Bulovic et al.	2004/0100427	A1	5/2004	Miyazawa
8,279,143	B2	10/2012	Nathan et al.	2004/0108518	A1	6/2004	Jo
8,339,386	B2	12/2012	Leon et al.	2004/0135749	A1	7/2004	Kondakov et al.
2001/0002703	A1	6/2001	Koyama	2004/0140982	A1	7/2004	Pate
2001/0009283	A1	7/2001	Arao et al.	2004/0145547	A1	7/2004	Oh
2001/0024181	A1	9/2001	Kubota	2004/0150592	A1	8/2004	Mizukoshi et al.
2001/0024186	A1	9/2001	Kane et al.	2004/0150594	A1	8/2004	Koyama et al.
2001/0026257	A1	10/2001	Kimura	2004/0150595	A1	8/2004	Kasai
2001/0030323	A1	10/2001	Ikeda	2004/0155841	A1	8/2004	Kasai
2001/0035863	A1	11/2001	Kimura	2004/0174347	A1	9/2004	Sun et al.
2001/0040541	A1	11/2001	Yoneda et al.	2004/0174354	A1	9/2004	Ono et al.
2001/0043173	A1	11/2001	Troutman	2004/0178743	A1	9/2004	Miller et al.
2001/0045929	A1	11/2001	Prache	2004/0183759	A1	9/2004	Stevenson et al.
2001/0052606	A1	12/2001	Sempel et al.	2004/0196275	A1	10/2004	Hattori
2001/0052940	A1	12/2001	Hagihara et al.	2004/0207615	A1	10/2004	Yumoto
2002/0000576	A1	1/2002	Inukai	2004/0227697	A1	11/2004	Mori
2002/0011796	A1	1/2002	Koyama	2004/0239596	A1	12/2004	Ono et al.
2002/0011799	A1	1/2002	Kimura	2004/0252089	A1	12/2004	Ono et al.
2002/0012057	A1	1/2002	Kimura	2004/0257313	A1	12/2004	Kawashima et al.
2002/0014851	A1	2/2002	Tai et al.	2004/0257353	A1	12/2004	Imamura et al.
2002/0018034	A1	2/2002	Ohki et al.	2004/0257355	A1	12/2004	Naugler
2002/0030190	A1	3/2002	Ohtani et al.	2004/0263437	A1	12/2004	Hattori
2002/0047565	A1	4/2002	Nara et al.	2004/0263444	A1	12/2004	Kimura
2002/0052086	A1	5/2002	Maeda	2004/0263445	A1	12/2004	Inukai et al.
2002/0067134	A1	6/2002	Kawashima	2004/0263541	A1	12/2004	Takeuchi et al.
2002/0084463	A1	7/2002	Sanford et al.	2005/0007355	A1	1/2005	Miura
2002/0101172	A1	8/2002	Bu	2005/0007357	A1	1/2005	Yamashita et al.
2002/0105279	A1	8/2002	Kimura	2005/0017650	A1	1/2005	Fryer et al.
2002/0117722	A1	8/2002	Osada et al.	2005/0024081	A1	2/2005	Kuo et al.
2002/0122308	A1	9/2002	Ikeda	2005/0024393	A1	2/2005	Kondo et al.
2002/0158587	A1	10/2002	Komiya	2005/0030267	A1	2/2005	Tanghe et al.
2002/0158666	A1	10/2002	Azami et al.	2005/0057484	A1	3/2005	Diefenbaugh et al.
2002/0158823	A1	10/2002	Zavracky et al.	2005/0057580	A1	3/2005	Yamano et al.
				2005/0067970	A1	3/2005	Libsch et al.
				2005/0067971	A1	3/2005	Kane
				2005/0068270	A1	3/2005	Awakura
				2005/0068275	A1	3/2005	Kane

(56)

## References Cited

## U.S. PATENT DOCUMENTS

2005/0073264	A1	4/2005	Matsumoto	2007/0236517	A1	10/2007	Kimpe
2005/0083323	A1	4/2005	Suzuki et al.	2007/0241999	A1	10/2007	Lin
2005/0088103	A1	4/2005	Kageyama et al.	2007/0273294	A1	11/2007	Nagayama
2005/0110420	A1	5/2005	Arnold et al.	2007/0285359	A1	12/2007	Ono
2005/0110807	A1	5/2005	Chang	2007/0290958	A1	12/2007	Cok
2005/0140598	A1	6/2005	Kim et al.	2007/0296672	A1	12/2007	Kim et al.
2005/0140610	A1	6/2005	Smith et al.	2008/0001525	A1	1/2008	Chao et al.
2005/0145891	A1	7/2005	Abe	2008/0001544	A1	1/2008	Murakami et al.
2005/0156831	A1	7/2005	Yamazaki et al.	2008/0036708	A1	2/2008	Shirasaki
2005/0168416	A1	8/2005	Hashimoto et al.	2008/0042942	A1	2/2008	Takahashi
2005/0179626	A1	8/2005	Yuki et al.	2008/0042948	A1	2/2008	Yamashita et al.
2005/0179628	A1	8/2005	Kimura	2008/0048951	A1	2/2008	Naugler, Jr. et al.
2005/0185200	A1	8/2005	Tobol	2008/0055209	A1	3/2008	Cok
2005/0200575	A1	9/2005	Kim et al.	2008/0074413	A1	3/2008	Ogura
2005/0206590	A1	9/2005	Sasaki et al.	2008/0088549	A1	4/2008	Nathan et al.
2005/0212787	A1	9/2005	Noguchi et al.	2008/0088648	A1	4/2008	Nathan et al.
2005/0219184	A1	10/2005	Zehner et al.	2008/0111766	A1	5/2008	Uchino et al.
2005/0248515	A1	11/2005	Naugler et al.	2008/0116787	A1	5/2008	Hsu et al.
2005/0269959	A1	12/2005	Uchino et al.	2008/0117144	A1	5/2008	Nakano et al.
2005/0269960	A1	12/2005	Ono et al.	2008/0150847	A1	6/2008	Kim et al.
2005/0280615	A1	12/2005	Cok et al.	2008/0158115	A1	7/2008	Cordes et al.
2005/0280766	A1	12/2005	Johnson et al.	2008/0198103	A1	8/2008	Toyomura et al.
2005/0285822	A1	12/2005	Reddy et al.	2008/0211749	A1	9/2008	Weitbruch et al.
2005/0285825	A1	12/2005	Eom et al.	2008/0231558	A1	9/2008	Naugler
2006/0001613	A1	1/2006	Routley et al.	2008/0231562	A1	9/2008	Kwon
2006/0007072	A1	1/2006	Choi et al.	2008/0231625	A1	9/2008	Minami et al.
2006/0007206	A1 *	1/2006	Reddy ..... G06F 3/03542 345/204	2008/0252571	A1	10/2008	Hente et al.
2006/0007249	A1	1/2006	Reddy et al.	2008/0290805	A1	11/2008	Yamada et al.
2006/0012310	A1	1/2006	Chen et al.	2008/0297055	A1	12/2008	Miyake et al.
2006/0012311	A1	1/2006	Ogawa	2009/0058772	A1	3/2009	Lee
2006/0022305	A1	2/2006	Yamashita	2009/0121994	A1	5/2009	Miyata
2006/0027807	A1	2/2006	Nathan et al.	2009/0160743	A1	6/2009	Tomida et al.
2006/0030084	A1	2/2006	Young	2009/0174628	A1	7/2009	Wang et al.
2006/0038758	A1	2/2006	Routley et al.	2009/0184901	A1	7/2009	Kwon
2006/0038762	A1	2/2006	Chou	2009/0195483	A1	8/2009	Naugler, Jr. et al.
2006/0066533	A1	3/2006	Sato et al.	2009/0201281	A1	8/2009	Routley et al.
2006/0077135	A1	4/2006	Cok et al.	2009/0206764	A1	8/2009	Schemmann et al.
2006/0082523	A1	4/2006	Guo et al.	2009/0207160	A1 *	8/2009	Shirasaki ..... G09G 3/3233 345/212
2006/0092185	A1	5/2006	Jo et al.	2009/0213046	A1	8/2009	Nam
2006/0097628	A1	5/2006	Suh et al.	2009/0244046	A1	10/2009	Seto
2006/0097631	A1	5/2006	Lee	2010/0004891	A1	1/2010	Ahlers et al.
2006/0103611	A1	5/2006	Choi	2010/0026725	A1	2/2010	Smith
2006/0149493	A1	7/2006	Sambandan et al.	2010/0039422	A1	2/2010	Seto
2006/0170623	A1	8/2006	Naugler, Jr. et al.	2010/0039458	A1	2/2010	Nathan et al.
2006/0176250	A1	8/2006	Nathan et al.	2010/0045646	A1 *	2/2010	Kishi ..... G09G 3/3233 345/211
2006/0208961	A1	9/2006	Nathan et al.	2010/0045650	A1 *	2/2010	Fish ..... G09G 3/3258 345/211
2006/0208971	A1	9/2006	Deane	2010/0060911	A1	3/2010	Marcu et al.
2006/0214888	A1	9/2006	Schneider et al.	2010/0079419	A1	4/2010	Shibusawa
2006/0232522	A1	10/2006	Roy et al.	2010/0134469	A1 *	6/2010	Ogura ..... G09G 3/3291 345/211
2006/0244697	A1	11/2006	Lee et al.	2010/0134475	A1 *	6/2010	Ogura et al. .... 345/213
2006/0261841	A1	11/2006	Fish	2010/0165002	A1	7/2010	Ahn
2006/0273997	A1	12/2006	Nathan et al.	2010/0194670	A1	8/2010	Cok
2006/0284801	A1	12/2006	Yoon et al.	2010/0207960	A1	8/2010	Kimpe et al.
2006/0284895	A1	12/2006	Marcu et al.	2010/0251295	A1	9/2010	Amento et al.
2006/0290618	A1	12/2006	Goto	2010/0277400	A1	11/2010	Jeong
2007/0001937	A1	1/2007	Park et al.	2010/0315319	A1	12/2010	Cok et al.
2007/0001939	A1	1/2007	Hashimoto et al.	2011/0063197	A1	3/2011	Chung et al.
2007/0008251	A1	1/2007	Kohno et al.	2011/0069051	A1	3/2011	Nakamura et al.
2007/0008268	A1	1/2007	Park et al.	2011/0069089	A1	3/2011	Kopf et al.
2007/0008297	A1	1/2007	Bassetti	2011/0074750	A1	3/2011	Leon et al.
2007/0057873	A1	3/2007	Uchino et al.	2011/0074762	A1 *	3/2011	Shirasaki ..... G09G 3/3225 345/211
2007/0057874	A1	3/2007	Le Roy et al.	2011/0149166	A1	6/2011	Botzas et al.
2007/0069998	A1	3/2007	Naugler et al.	2011/0227964	A1	9/2011	Chaji et al.
2007/0075727	A1	4/2007	Nakano et al.	2011/0273399	A1	11/2011	Lee
2007/0076226	A1	4/2007	Klompenhouwer et al.	2011/0293480	A1	12/2011	Mueller
2007/0080905	A1	4/2007	Takahara	2012/0056558	A1	3/2012	Toshiya et al.
2007/0080906	A1	4/2007	Tanabe	2012/0062565	A1	3/2012	Fuchs et al.
2007/0080908	A1	4/2007	Nathan et al.	2012/0299978	A1	11/2012	Chaji
2007/0097038	A1	5/2007	Yamazaki et al.	2013/0027381	A1	1/2013	Nathan et al.
2007/0097041	A1	5/2007	Park et al.	2013/0057595	A1	3/2013	Nathan et al.
2007/0103419	A1	5/2007	Uchino et al.				
2007/0115221	A1	5/2007	Buchhauser et al.				
2007/0182671	A1	8/2007	Nathan et al.				
2007/0236440	A1	10/2007	Wacyk et al.				

(56)

**References Cited**

## U.S. PATENT DOCUMENTS

2013/0112960 A1 5/2013 Chaji et al.  
 2014/0015824 A1\* 1/2014 Chaji et al. .... 345/212  
 2014/0043316 A1\* 2/2014 Chaji ..... G09G 3/3233  
 345/212

## FOREIGN PATENT DOCUMENTS

CA 2 249 592 7/1998  
 CA 2 368 386 9/1999  
 CA 2 242 720 1/2000  
 CA 2 354 018 6/2000  
 CA 2 432 530 7/2002  
 CA 2 436 451 8/2002  
 CA 2 438 577 8/2002  
 CA 2 463 653 1/2004  
 CA 2 498 136 3/2004  
 CA 2 522 396 11/2004  
 CA 2 443 206 3/2005  
 CA 2 472 671 12/2005  
 CA 2 567 076 1/2006  
 CA 2 526 782 4/2006  
 CA 2 550 102 4/2008  
 CA 2 773 699 10/2013  
 CN 1381032 11/2002  
 CN 1448908 10/2003  
 CN 1760945 4/2006  
 CN 1886774 12/2006  
 CN 102656621 9/2012  
 EP 0 158 366 10/1985  
 EP 1 028 471 8/2000  
 EP 1 111 577 6/2001  
 EP 1 130 565 A1 9/2001  
 EP 1 194 013 4/2002  
 EP 1 335 430 A1 8/2003  
 EP 1 372 136 12/2003  
 EP 1 381 019 1/2004  
 EP 1 418 566 5/2004  
 EP 1 429 312 A 6/2004  
 EP 145 0341 A 8/2004  
 EP 1 465 143 A 10/2004  
 EP 1 469 448 A 10/2004  
 EP 1 521 203 A2 4/2005  
 EP 1 594 347 11/2005  
 EP 1 784 055 A2 5/2007  
 EP 1854338 A1 11/2007  
 EP 1 879 169 A1 1/2008  
 EP 1 879 172 1/2008  
 GB 2 389 951 12/2003  
 JP 1272298 10/1989  
 JP 4-042619 2/1992  
 JP 6-314977 11/1994  
 JP 8-340243 12/1996  
 JP 09-090405 4/1997  
 JP 10-254410 9/1998  
 JP 11-202295 7/1999  
 JP 11-219146 8/1999  
 JP 11 231805 8/1999  
 JP 11-282419 10/1999  
 JP 2000-056847 2/2000  
 JP 2000-81607 3/2000  
 JP 2001-134217 5/2001  
 JP 2001-195014 7/2001  
 JP 2002-055654 2/2002  
 JP 2002-91376 3/2002  
 JP 2002-514320 5/2002  
 JP 2002-278513 9/2002  
 JP 2002-333862 11/2002  
 JP 2003-076331 3/2003  
 JP 2003-124519 4/2003  
 JP 2003-177709 6/2003  
 JP 2003-271095 9/2003  
 JP 2003-308046 10/2003  
 JP 2003-317944 11/2003  
 JP 2004-004675 1/2004

JP 2004-145197 5/2004  
 JP 2004-287345 10/2004  
 JP 2005-057217 3/2005  
 JP 4-158570 10/2008  
 KR 2004-0100887 12/2004  
 TW 342486 10/1998  
 TW 473622 1/2002  
 TW 485337 5/2002  
 TW 502233 9/2002  
 TW 538650 6/2003  
 TW 1221268 9/2004  
 TW 1223092 11/2004  
 TW 200727247 7/2007  
 WO 98/48403 10/1998  
 WO 99/48079 9/1999  
 WO 01/06484 1/2001  
 WO 01/27910 A1 4/2001  
 WO 01/63587 A2 8/2001  
 WO 02/067327 A 8/2002  
 WO 03/001496 A1 1/2003  
 WO 03/034389 A 4/2003  
 WO 03/058594 A1 7/2003  
 WO 03/063124 7/2003  
 WO 03/077231 9/2003  
 WO 2004/003877 1/2004  
 WO 2004/025615 A 3/2004  
 WO 2004/034364 4/2004  
 WO 2004/047058 6/2004  
 WO 2004/104975 A1 12/2004  
 WO 2005/022498 3/2005  
 WO 2005/022500 A 3/2005  
 WO 2005/029455 3/2005  
 WO 2005/029456 3/2005  
 WO 2005/055185 6/2005  
 WO 2006/000101 A1 1/2006  
 WO 2006/053424 5/2006  
 WO 2006/063448 A 6/2006  
 WO 2006/084360 8/2006  
 WO 2007/003877 A 1/2007  
 WO 2007/079572 7/2007  
 WO 2007/120849 A2 10/2007  
 WO 2009/055920 5/2009  
 WO 2010/023270 3/2010  
 WO 2011/041224 A1 4/2011  
 WO 2011/064761 A1 6/2011  
 WO 2011/067729 6/2011

## OTHER PUBLICATIONS

Alexander et al.: "Pixel circuits and drive schemes for glass and elastic AMOLED displays"; dated Jul. 2005 (9 pages).  
 Alexander et al.: "Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV"; dated May 2010 (4 pages).  
 Ashtiani et al.: "AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation"; dated Mar. 2007 (4 pages).  
 Chaji et al.: "A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays"; dated Jul. 2008 (5 pages).  
 Chaji et al.: "A fast settling current driver based on the CCH for AMOLED displays"; dated Dec. 2009 (6 pages).  
 Chaji et al.: "A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V~T- and V~O~L~E~D Shift Compensation"; dated May 2007 (4 pages).  
 Chaji et al.: "A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays"; dated Jun. 2005 (4 pages).  
 Chaji et al.: "A low-power high-performance digital circuit for deep submicron technologies"; dated Jun. 2005 (4 pages).  
 Chaji et al.: "A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs"; dated Oct. 2005 (3 pages).  
 Chaji et al.: "A Novel Driving Scheme and Pixel Circuit for AMOLED Displays"; dated Jun. 2006 (4 pages).  
 Chaji et al.: "A Novel Driving Scheme for High Resolution Large-area a-Si:H AMOLED displays"; dated Aug. 2005 (3 pages).  
 Chaji et al.: "A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays"; dated Dec. 2006 (12 pages).  
 Chaji et al.: "A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays"; dated Sep. 2007.

(56)

**References Cited****OTHER PUBLICATIONS**

Chaji et al.: "An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays"; dated Oct. 2006.

Chaji et al.: "Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices"; dated Aug. 2008.

Chaji et al.: "Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel"; dated Apr. 2005 (2 pages).

Chaji et al.: "Dynamic-effect compensating technique for stable a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages).

Chaji et al.: "Electrical Compensation of OLED Luminance Degradation"; dated Dec. 2007 (3 pages).

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated May 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8 pages).

Chaji et al.: "High Speed Low Power Adder Design With A New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages).

Chaji et al.: "Low-Cost AMOLED Television with IGDIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si:H AMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages).

Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family"; dated 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2 pages).

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated 2008 (177 pages).

European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).

European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).

European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.

European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.

European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).

European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).

European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).

European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).

European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).

European Search Report for Application No. EP 11 73 9485.8-1904 dated Aug. 6, 2013, (14 pages).

European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.

European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).

Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).

Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).

Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).

Fossum, Eric R. "Active Pixel Sensors: Are CCD's Dinosaurs?" SPIE: Symposium on Electronic Imaging, Feb. 1, 1993 (13 pages).

Goh et al., "A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes", IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.

International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.

International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).

International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).

International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).

International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).

International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.

International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.

International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.

International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).

International Search Report for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.

International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).

International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).

International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).

International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).

International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).

International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).

International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 8 pages.

International Written Opinion for Application No. PCT/IB2010/055541, dated May 26, 2011; 6 pages.

International Written Opinion for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (7 pages).

International Written Opinion for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).

International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).

(56)

**References Cited****OTHER PUBLICATIONS**

- Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated 2005 (4 pages).
- Kanicki, J., et al. "Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays." Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).
- Karim, K. S., et al. "Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging." IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).
- Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated 2006.
- Lee, Wonbok: "Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays", Ph.D. Dissertation, University of Southern California (124 pages).
- Ma E Y et al.: "organic light emitting diode/thin film transistor integration for foldable displays" dated Sep. 15, 1997(4 pages).
- Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004.
- Mendes E., et al. "A High Resolution Switch-Current Memory Base Cell." IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721).
- Nathan A. et al., "Thin Film imaging technology on glass and plastic" ICM 2000, proceedings of the 12 international conference on micro-electronics, dated Oct. 31, 2001 (4 pages).
- Nathan et al., "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic", IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
- Nathan et al.: "Backplane Requirements for active Matrix Organic Light Emitting Diode Displays,"; dated 2006 (16 pages).
- Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).
- Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).
- Nathan et al.: "Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)"; dated 2006 (4 pages).
- Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).
- Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).
- Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).
- Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).
- Philipp: "Charge transfer sensing" SENSOR REVIEW, vol. 19, No. 2, Dec. 31, 1999, 10 pages.
- Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages).
- Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).
- Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).
- Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).
- Safavian et al.: "Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).
- Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9 pages).
- Safavian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).
- Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).
- Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).
- Singh, et al., "Current Conveyor: Novel Universal Active Block", Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48.
- Smith, Lindsay I., "A tutorial on Principal Components Analysis," dated Feb. 26, 2001 (27 pages).
- Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.
- Stewart M. et al., "polysilicon TFT technology for active matrix oled displays" IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).
- Vygranenko et al.: "Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition"; dated 2009.
- Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6 pages).
- Yi He et al., "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays", IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.
- Yu, Jennifer "Improve OLED Technology for Display", Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).
- International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).
- International Search Report, Application No. PCT/IB2014/059697, date of mailing Oct. 15, 2014, 6 pages.
- International Written Opinion, Application No. PCT/IB2014/059697, date of mailing Oct. 15, 2014, 6 pages.

\* cited by examiner




FIG. 1






FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3





FIG. 4



1

# AMOLED DISPLAYS WITH MULTIPLE READOUT CIRCUITS

## CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 61/787,397, filed Mar. 15, 2013 which is hereby incorporated by reference herein in its entirety.

## FIELD OF THE INVENTION

The present disclosure generally relates to circuits for use in displays, particularly displays such as active matrix organic light emitting diode displays having multiple readout circuits for monitoring the values of selected parameters of the individual pixels in the displays.

## BACKGROUND

Displays can be created from an array of light emitting devices each controlled by individual circuits (i.e., pixel circuits) having transistors for selectively controlling the circuits to be programmed with display information and to emit light according to the display information. Thin film transistors ("TFTs") fabricated on a substrate can be incorporated into such displays. TFTs tend to demonstrate non-uniform behavior across display panels and over time as the displays age. Compensation techniques can be applied to such displays to achieve image uniformity across the displays and to account for degradation in the displays as the displays age.

Some schemes for providing compensation to displays to account for variations across the display panel and over time utilize monitoring systems to measure time dependent parameters associated with the aging (i.e., degradation) of the pixel circuits. The measured information can then be used to inform subsequent programming of the pixel circuits so as to ensure that any measured degradation is accounted for by adjustments made to the programming. Such monitored pixel circuits may require the use of additional transistors and/or lines to selectively couple the pixel circuits to the monitoring systems and provide for reading out information. The incorporation of additional transistors and/or lines may undesirably decrease pixel-pitch (i.e., "pixel density").

## SUMMARY

In accordance with one embodiment, the OLED voltage of a selected pixel is extracted from the pixel produced when the pixel is programmed so that the pixel current is a function of the OLED voltage. One method for extracting the OLED voltage is to first program the pixel in a way that the current is not a function of OLED voltage, and then in a way that the current is a function of OLED voltage. During the latter stage, the programming voltage is changed so that the pixel current is the same as the pixel current when the pixel was programmed in a way that the current was not a function of OLED voltage. The difference in the two programming voltages is then used to extract the OLED voltage.

Another method for extracting the OLED voltage is to measure the difference between the current of the pixel when it is programmed with a fixed voltage in both methods (being affected by OLED voltage and not being affected by OLED voltage). This measured difference and the current-voltage characteristics of the pixel are then used to extract the OLED voltage.

2

A further method for extracting the shift in the OLED voltage is to program the pixel for a given current at time zero (before usage) in a way that the pixel current is a function of OLED voltage, and save the programming voltage. To extract the OLED voltage shift after some usage time, the pixel is programmed for the given current as was done at time zero. To get the same current as time zero, the programming voltage needs to change. The difference in the two programming voltages is then used to extract the shift in the OLED voltage. Here one needs to remove the effect of TFT aging from the second programming voltage first; this is done by programming the pixel without OLED effect for a given current at time zero and after usage. The difference in the programming voltages in this case is the TFT aging, which is subtracted from the calculated difference in the aforementioned case.

In one implementation, the current effective voltage  $V_{OLED}$  of a light-emitting device in a selected pixel is determined by supplying a programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting device (the first current being independent of the effective voltage  $V_{OLED}$  of the light-emitting device); measuring the first current; supplying a second programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device, the second current being a function of the current effective voltage  $V_{OLED}$  of the light-emitting device; measuring the second current and comparing the first and second current measurements; adjusting the second programming voltage to make the second current substantially the same as the first current; and extracting the value of the current effective voltage  $V_{OLED}$  of the light-emitting device from the difference between the first and second programming voltages.

In another implementation, the current effective voltage  $V_{OLED}$  of a light-emitting device in a selected pixel is determined by supplying a first programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting device in the selected pixel (the first current being independent of the effective voltage  $V_{OLED}$  of the light-emitting device), measuring the first current, supplying a second programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device in the selected pixel (the second current being a function of the current effective voltage  $V_{OLED}$  of the light-emitting device), measuring the second current, and extracting the value of the current effective voltage  $V_{OLED}$  of the light-emitting device from the difference between the first and second current measurements.

In a modified implementation, the current effective voltage  $V_{OLED}$  of a light-emitting device in a selected pixel is determined by supplying a first programming voltage to the drive transistor in the selected pixel to supply a predetermined current to the light-emitting device at a first time (the first current being a function of the effective voltage  $V_{OLED}$  of the light-emitting device), supplying a second programming voltage to the drive transistor in the selected pixel to supply the predetermined current to the light-emitting device at a second time following substantial usage of the display, and extracting the value of the current effective voltage  $V_{OLED}$  of the light-emitting device from the difference between the first and second programming voltages.

In another modified implementation, the current effective voltage  $V_{OLED}$  of a light-emitting device in a selected pixel is determined by supplying a predetermined programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting device (the first current being independent of the effective voltage  $V_{OLED}$  of the light-emitting device), measuring the first current, supplying the pre-

3

determined programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device (the second current being a function of the current effective voltage  $V_{OLED}$  of the light-emitting device), measuring the second current, and extracting the value of the current effective voltage  $V_{OLED}$  of the light-emitting device from the difference between the first and second currents and current-voltage characteristics of the selected pixel.

In a preferred implementation, a system is provided for controlling an array of pixels in a display in which each pixel includes a light-emitting device. Each pixel includes a pixel circuit that comprises the light-emitting device, which emits light when supplied with a voltage  $V_{OLED}$ ; a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, the drive transistor having a gate, a source and a drain and characterized by a threshold voltage; and a storage capacitor coupled across the source and gate of the drive transistor for providing the driving voltage to the drive transistor. A supply voltage source is coupled to the drive transistor for supplying current to the light-emitting device via the drive transistor, the current being controlled by the driving voltage. A monitor line is coupled to a read transistor that controls the coupling of the monitor line to a first node that is common to the source side of the storage capacitor, the source of the drive transistor, and the light-emitting device. A data line is coupled to a switching transistor that controls the coupling of the data line to a second node that is common to the gate side of the storage capacitor and the gate of the drive transistor. A controller coupled to the data and monitor lines and to the switching and read transistors is adapted to:

- (1) during a first cycle, turn on the switching and read transistors while delivering a voltage  $V_b$  to the monitor line and a voltage  $V_{d1}$  to the data line, to supply the first node with a voltage that is independent of the voltage across the light-emitting device,
- (2) during a second cycle, turn on the read transistor and turn off the switching transistor while delivering a voltage  $V_{ref}$  to the monitor line, and read a first sample of the drive current at the first node via the read transistor and the monitor line,
- (3) during a third cycle, turn off the read transistor and turn on the switching transistor while delivering a voltage  $V_{d2}$  to the data line, so that the voltage at the second node is a function of  $V_{OLED}$ , and
- (4) during a fourth cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and read a second sample the drive current at said first node via said read transistor and said monitor line. The first and second samples of the drive current are compared and, if they are different, the first through fourth cycles are repeated using an adjusted value of at least one of the voltages  $V_{d1}$  and  $V_{d2}$ , until the first and second samples are substantially the same.

The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to the drawings, a brief description of which is provided next.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.

4

FIG. 1 is a block diagram of an exemplary configuration of a system for driving an OLED display while monitoring the degradation of the individual pixels and providing compensation therefor.

FIG. 2A is a circuit diagram of an exemplary pixel circuit configuration.

FIG. 2B is a timing diagram of first exemplary operation cycles for the pixel shown in FIG. 2A.

FIG. 2C is a timing diagram of second exemplary operation cycles for the pixel shown in FIG. 2A.

FIG. 3 is a circuit diagram of another exemplary pixel circuit configuration.

FIG. 4 is a block diagram of a modified configuration of a system for driving an OLED display using a shared readout circuit, while monitoring the degradation of the individual pixels and providing compensation therefor.

FIG. 5 is an example of measurements taken by two different readout circuits from adjacent groups of pixels in the same row.

While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

#### DETAILED DESCRIPTION

FIG. 1 is a diagram of an exemplary display system 50. The display system 50 includes an address driver 8, a data driver 4, a controller 2, a memory 6, a supply voltage 14, and a display panel 20. The display panel 20 includes an array of pixels 10 arranged in rows and columns. Each of the pixels 10 is individually programmable to emit light with individually programmable luminance values. The controller 2 receives digital data indicative of information to be displayed on the display panel 20. The controller 2 sends signals 32 to the data driver 4 and scheduling signals 34 to the address driver 8 to drive the pixels 10 in the display panel 20 to display the information indicated. The plurality of pixels 10 associated with the display panel 20 thus comprise a display array ("display screen") adapted to dynamically display information according to the input digital data received by the controller 2. The display screen can display, for example, video information from a stream of video data received by the controller 2. The supply voltage 14 can provide a constant power voltage or can be an adjustable voltage supply that is controlled by signals from the controller 2. The display system 50 can also incorporate features from a current source or sink (not shown) to provide biasing currents to the pixels 10 in the display panel 20 to thereby decrease programming time for the pixels 10.

For illustrative purposes, the display system 50 in FIG. 1 is illustrated with only four pixels 10 in the display panel 20. It is understood that the display system 50 can be implemented with a display screen that includes an array of similar pixels, such as the pixels 10, and that the display screen is not limited to a particular number of rows and columns of pixels. For example, the display system 50 can be implemented with a display screen with a number of rows and columns of pixels commonly available in displays for mobile devices, monitor-based devices, and/or projection-devices.

Each pixel 10 includes a driving circuit ("pixel circuit") that generally includes a driving transistor and a light emitting device. Hereinafter the pixel 10 may refer to the pixel circuit.

5

The light emitting device can optionally be an organic light emitting diode (OLED), but implementations of the present disclosure apply to pixel circuits having other electroluminescence devices, including current-driven light emitting devices. The driving transistor in the pixel 10 can optionally be an n-type or p-type amorphous silicon thin-film transistor, but implementations of the present disclosure are not limited to pixel circuits having a particular polarity of transistor or only to pixel circuits having thin-film transistors. The pixel circuit can also include a storage capacitor for storing programming information and allowing the pixel circuit to drive the light emitting device after being addressed. Thus, the display panel 20 can be an active matrix display array.

As illustrated in FIG. 1, the pixel 10 illustrated as the top-left pixel in the display panel 20 is coupled to a select line 24i, a supply line 26i, a data line 22j, and a monitor line 28j. A read line may also be included for controlling connections to the monitor line. In one implementation, the supply voltage 14 can also provide a second supply line to the pixel 10. For example, each pixel can be coupled to a first supply line 26 charged with Vdd and a second supply line 27 coupled with Vss, and the pixel circuits 10 can be situated between the first and second supply lines to facilitate driving current between the two supply lines during an emission phase of the pixel circuit. The top-left pixel 10 in the display panel 20 can correspond to a pixel in the display panel in a “ith” row and “jth” column of the display panel 20. Similarly, the top-right pixel 10 in the display panel 20 represents a “jth” row and “mth” column; the bottom-left pixel 10 represents an “nth” row and “jth” column; and the bottom-right pixel 10 represents an “nth” row and “mth” column. Each of the pixels 10 is coupled to appropriate select lines (e.g., the select lines 24i and 24n), supply lines (e.g., the supply lines 26i and 26n), data lines (e.g., the data lines 22j and 22m), and monitor lines (e.g., the monitor lines 28j and 28m). It is noted that aspects of the present disclosure apply to pixels having additional connections, such as connections to additional select lines, and to pixels having fewer connections, such as pixels lacking a connection to a monitoring line.

With reference to the top-left pixel 10 shown in the display panel 20, the select line 24i is provided by the address driver 8, and can be utilized to enable, for example, a programming operation of the pixel 10 by activating a switch or transistor to allow the data line 22j to program the pixel 10. The data line 22j conveys programming information from the data driver 4 to the pixel 10. For example, the data line 22j can be utilized to apply a programming voltage or a programming current to the pixel 10 in order to program the pixel 10 to emit a desired amount of luminance. The programming voltage (or programming current) supplied by the data driver 4 via the data line 22j is a voltage (or current) appropriate to cause the pixel 10 to emit light with a desired amount of luminance according to the digital data received by the controller 2. The programming voltage (or programming current) can be applied to the pixel 10 during a programming operation of the pixel 10 so as to charge a storage device within the pixel 10, such as a storage capacitor, thereby enabling the pixel 10 to emit light with the desired amount of luminance during an emission operation following the programming operation. For example, the storage device in the pixel 10 can be charged during a programming operation to apply a voltage to one or more of a gate or a source terminal of the driving transistor during the emission operation, thereby causing the driving transistor to convey the driving current through the light emitting device according to the voltage stored on the storage device.

6

Generally, in the pixel 10, the driving current that is conveyed through the light emitting device by the driving transistor during the emission operation of the pixel 10 is a current that is supplied by the first supply line 26i and is drained to a second supply line 27i. The first supply line 26i and the second supply line 27i are coupled to the supply voltage 14. The first supply line 26i can provide a positive supply voltage (e.g., the voltage commonly referred to in circuit design as “Vdd”) and the second supply line 27i can provide a negative supply voltage (e.g., the voltage commonly referred to in circuit design as “Vss”). Implementations of the present disclosure can be realized where one or the other of the supply lines (e.g., the supply line 27i) is fixed at a ground voltage or at another reference voltage.

The display system 50 also includes a monitoring system 12. With reference again to the top left pixel 10 in the display panel 20, the monitor line 28j connects the pixel 10 to the monitoring system 12. The monitoring system 12 can be integrated with the data driver 4, or can be a separate stand-alone system. In particular, the monitoring system 12 can optionally be implemented by monitoring the current and/or voltage of the data line 22j during a monitoring operation of the pixel 10, and the monitor line 28j can be entirely omitted. Additionally, the display system 50 can be implemented without the monitoring system 12 or the monitor line 28j. The monitor line 28j allows the monitoring system 12 to measure a current or voltage associated with the pixel 10 and thereby extract information indicative of a degradation of the pixel 10. For example, the monitoring system 12 can extract, via the monitor line 28j, a current flowing through the driving transistor within the pixel 10 and thereby determine, based on the measured current and based on the voltages applied to the driving transistor during the measurement, a threshold voltage of the driving transistor or a shift thereof.

The monitoring system 12 can also extract an operating voltage of the light emitting device (e.g., a voltage drop across the light emitting device while the light emitting device is operating to emit light). The monitoring system 12 can then communicate signals 32 to the controller 2 and/or the memory 6 to allow the display system 50 to store the extracted degradation information in the memory 6. During subsequent programming and/or emission operations of the pixel 10, the degradation information is retrieved from the memory 6 by the controller 2 via memory signals 36, and the controller 2 then compensates for the extracted degradation information in subsequent programming and/or emission operations of the pixel 10. For example, once the degradation information is extracted, the programming information conveyed to the pixel 10 via the data line 22j can be appropriately adjusted during a subsequent programming operation of the pixel 10 such that the pixel 10 emits light with a desired amount of luminance that is independent of the degradation of the pixel 10. In an example, an increase in the threshold voltage of the driving transistor within the pixel 10 can be compensated for by appropriately increasing the programming voltage applied to the pixel 10.

FIG. 2A is a circuit diagram of an exemplary driving circuit for a pixel 110. The driving circuit shown in FIG. 2A is utilized to calibrate, program and drive the pixel 110 and includes a drive transistor 112 for conveying a driving current through an organic light emitting diode (OLED) 114. The OLED 114 emits light according to the current passing through the OLED 114, and can be replaced by any current-driven light emitting device. The OLED 114 has an inherent capacitance  $C_{OLED}$ . The pixel 110 can be utilized in the display panel 20 of the display system 50 described in connection with FIG. 1.



The driving circuit for the pixel 110 also includes a storage capacitor 116 and a switching transistor 118. The pixel 110 is coupled to a select line SEL, a voltage supply line Vdd, a data line Vdata, and a monitor line MON. The driving transistor 112 draws a current from the voltage supply line Vdd according to a gate-source voltage (Vgs) across the gate and source terminals of the drive transistor 112. For example, in a saturation mode of the drive transistor 112, the current passing through the drive transistor 112 can be given by  $I_{ds} = \beta (V_{gs} - V_t)^2$ , where  $\beta$  is a parameter that depends on device characteristics of the drive transistor 112,  $I_{ds}$  is the current from the drain terminal to the source terminal of the drive transistor 112, and  $V_t$  is the threshold voltage of the drive transistor 112.

In the pixel 110, the storage capacitor 116 is coupled across the gate and source terminals of the drive transistor 112. The storage capacitor 116 has a first terminal, which is referred to for convenience as a gate-side terminal, and a second terminal, which is referred to for convenience as a source-side terminal. The gate-side terminal of the storage capacitor 116 is electrically coupled to the gate terminal of the drive transistor 112. The source-side terminal 116s of the storage capacitor 116 is electrically coupled to the source terminal of the drive transistor 112. Thus, the gate-source voltage Vgs of the drive transistor 112 is also the voltage charged on the storage capacitor 116. As will be explained further below, the storage capacitor 116 can thereby maintain a driving voltage across the drive transistor 112 during an emission phase of the pixel 110.

The drain terminal of the drive transistor 112 is connected to the voltage supply line Vdd, and the source terminal of the drive transistor 112 is connected to (1) the anode terminal of the OLED 114 and (2) a monitor line MON via a read transistor 119. A cathode terminal of the OLED 114 can be connected to ground or can optionally be connected to a second voltage supply line, such as the supply line Vss shown in FIG. 1. Thus, the OLED 114 is connected in series with the current path of the drive transistor 112. The OLED 114 emits light according to the magnitude of the current passing through the OLED 114, once a voltage drop across the anode and cathode terminals of the OLED achieves an operating voltage ( $V_{OLED}$ ) of the OLED 114. That is, when the difference between the voltage on the anode terminal and the voltage on the cathode terminal is greater than the operating voltage  $V_{OLED}$ , the OLED 114 turns on and emits light. When the anode-to-cathode voltage is less than  $V_{OLED}$ , current does not pass through the OLED 114.

The switching transistor 118 is operated according to the select line SEL (e.g., when the voltage on the select line SEL is at a high level, the switching transistor 118 is turned on, and when the voltage SEL is at a low level, the switching transistor 118 is turned off). When turned on, the switching transistor 118 electrically couples node A (the gate terminal of the driving transistor 112 and the gate-side terminal of the storage capacitor 116) to the data line Vdata.

The read transistor 119 is operated according to the read line RD (e.g., when the voltage on the read line RD is at a high level, the read transistor 119 is turned on, and when the voltage RD is at a low level, the read transistor 119 is turned off). When turned on, the read transistor 119 electrically couples node B (the source terminal of the driving transistor 112, the source-side terminal of the storage capacitor 116, and the anode of the OLED 114) to the monitor line MON.

FIG. 2B is a timing diagram of exemplary operation cycles for the pixel 110 shown in FIG. 2A. During a first cycle 150, both the SEL line and the RD line are high, so the corresponding transistors 118 and 119 are turned on. The switching transistor 118 applies a voltage Vd1, which is at a level

sufficient to turn on the drive transistor 112, from the data line Vdata to node A. The read transistor 119 applies a monitor-line voltage Vb, which is at a level that turns the OLED 114 off, from the monitor line MON to node B. As a result, the gate-source voltage Vgs is independent of  $V_{OLED}$  ( $V_{d1} - V_b - V_{ds3}$ , where  $V_{ds3}$  is the voltage drop across the read transistor 119). The SEL and RD lines go low at the end of the cycle 150, turning off the transistors 118 and 119.

During the second cycle 154, the SEL line is low to turn off the switching transistor 118, and the drive transistor 112 is turned on by the charge on the capacitor 116 at node A. The voltage on the read line RD goes high to turn on the read transistor 119 and thereby permit a first sample of the drive transistor current to be taken via the monitor line MON, while the OLED 114 is off. The voltage on the monitor line MON is Vref, which may be at the same level as the voltage Vb in the previous cycle.

During the third cycle 158, the voltage on the select line SEL is high to turn on the switching transistor 118, and the voltage on the read line RD is low to turn off the read transistor 119. Thus, the gate of the drive transistor 112 is charged to the voltage Vd2 of the data line Vdata, and the source of the drive transistor 112 is set to  $V_{OLED}$  by the OLED 114. Consequently, the gate-source voltage Vgs of the drive transistor 112 is a function of  $V_{OLED}$  ( $V_{gs} = V_{d2} - V_{OLED}$ ).

During the fourth cycle 162, the voltage on the select line SEL is low to turn off the switching transistor, and the drive transistor 112 is turned on by the charge on the capacitor 116 at node A. The voltage on the read line RD is high to turn on the read transistor 119, and a second sample of the current of the drive transistor 112 is taken via the monitor line MON.

If the first and second samples of the drive current are not the same, the voltage Vd2 on the Vdata line is adjusted, the programming voltage Vd2 is changed, and the sampling and adjustment operations are repeated until the second sample of the drive current is the same as the first sample. When the two samples of the drive current are the same, the two gate-source voltages should also be the same, which means that:

$$\begin{aligned} V_{OLED} &= V_{d2} - V_{gs} \\ &= V_{d2} - (V_{d1} - V_b - V_{ds3}) \\ &= V_{d2} - V_{d1} + V_b + V_{ds3}. \end{aligned}$$

After some operation time (t), the change in  $V_{OLED}$  between time 0 and time t is  $\Delta V_{OLED} = V_{OLED}(t) - V_{OLED}(0) = V_{d2}(t) - V_{d2}(0)$ . Thus, the difference between the two programming voltages Vd2(t) and Vd2(0) can be used to extract the OLED voltage.

FIG. 2C is a modified schematic timing diagram of another set of exemplary operation cycles for the pixel 110 shown in FIG. 2A, for taking only a single reading of the drive current and comparing that value with a known reference value. For example, the reference value can be the desired value of the drive current derived by the controller to compensate for degradation of the drive transistor 112 as it ages. The OLED voltage  $V_{OLED}$  can be extracted by measuring the difference between the pixel currents when the pixel is programmed with fixed voltages in both methods (being affected by  $V_{OLED}$  and not being affected by  $V_{OLED}$ ). This difference and the current-voltage characteristics of the pixel can then be used to extract  $V_{OLED}$ .

During the first cycle 200 of the exemplary timing diagram in FIG. 2C, the select line SEL is high to turn on the switching transistor 118, and the read line RD is low to turn off the read

transistor 118. The data line Vdata supplies a voltage Vd2 to node A via the switching transistor 118. During the second cycle 201, SEL is low to turn off the switching transistor 118, and RD is high to turn on the read transistor 119. The monitor line MON supplies a voltage Vref to the node B via the read transistor 118, while a reading of the value of the drive current is taken via the read transistor 119 and the monitor line MON. This read value is compared with the known reference value of the drive current and, if the read value and the reference value of the drive current are different, the cycles 200 and 201 are repeated using an adjusted value of the voltage Vd2. This process is repeated until the read value and the reference value of the drive current are substantially the same, and then the adjusted value of Vd2 can be used to determine  $V_{OLED}$ .

FIG. 3 is a circuit diagram of two of the pixels 110a and 110b like those shown in FIG. 2A but modified to share a common monitor line MON, while still permitting independent measurement of the driving current and OLED voltage separately for each pixel. The two pixels 110a and 110b are in the same row but in different columns, and the two columns share the same monitor line MON. Only the pixel selected for measurement is programmed with valid voltages, while the other pixel is programmed to turn off the drive transistor 12 during the measurement cycle. Thus, the drive transistor of one pixel will have no effect on the current measurement in the other pixel.

FIG. 4 illustrates a drive system that utilizes a readout circuit (ROC) 300 that is shared by multiple columns of pixels while still permitting the measurement of the driving current and OLED voltage independently for each of the individual pixels 10. Although only four columns are illustrated in FIG. 4, it will be understood that a typical display contains a much larger number of columns. Multiple readout circuits can be utilized, with each readout circuit sharing multiple columns, so that the number of readout circuits is significantly less than the number of columns. Only the pixel selected for measurement at any given time is programmed with valid voltages, while all the other pixels sharing the same gate signals are programmed with voltages that cause the respective drive transistors to be off. Consequently, the drive transistors of the other pixels will have no effect on the current measurement being taken of the selected pixel. Also, when the driving current in the selected pixel is used to measure the OLED voltage, the measurement of the OLED voltage is also independent of the drive transistors of the other pixels.

When multiple readout circuits are used, multiple levels of calibration can be used to make the readout circuits identical. However, there are often remaining non-uniformities among the readout circuits that measure multiple columns, and these non-uniformities can cause steps in the measured data across any given row. One example of such a step is illustrated in FIG. 5 where the measurements 1a-1j for columns 1-10 are taken by a first readout circuit, and the measurements 2a-2j for columns 11-20 are taken by a second readout circuit. It can be seen that there is a significant step between the measurements 1j and 2a for the adjacent columns 10 and 11, which are taken by different readout circuits. To adjust this non-uniformity between the last of a first group of measurements made in a selected row by the first readout circuit, and the first of an adjacent second group of measurements made in the same row by the second readout circuit, an edge adjustment can be made by processing the measurements in a controller coupled to the readout circuits and programmed to:

- (1) determine a curve fit for the values of the parameter(s) measured by the first readout circuit (e.g., values 1a-1j in FIG. 5),

- (2) determine a first value 2a' of the parameter(s) of the first pixel in the second group from the curve fit for the values measured by the first readout circuit,

- (3) determine a second value 2a of the parameter(s) measured for the first pixel in the second group from the values measured by the second readout circuit,

- (4) determine the difference (2a'-2a), or "delta value," between the first and second values for the first pixel in the second group, and

- (5) adjust the values of the remaining parameter(s) 2b-2j measured for the second group of pixels by the second readout circuit, based on the difference between the first and second values for the first pixel in the second group.

This process is repeated for each pair of adjacent pixel groups measured by different readout circuits in the same row.

The above adjustment technique can be executed on each row independently, or an average row may be created based on a selected number of rows. Then the delta values are calculated based on the average row, and all the rows are adjusted based on the delta values for the average row.

Another technique is to design the panel in a way that the boundary columns between two readout circuits can be measured with both readout circuits. Then the pixel values in each readout circuit can be adjusted based on the difference between the values measured for the boundary columns, by the two readout circuits.

If the variations are not too great, a general curve fitting (or low pass filter) can be used to smooth the rows and then the pixels can be adjusted based on the difference between real rows and the created curve. This process can be executed for all rows based on an average row, or for each row independently as described above.

The readout circuits can be corrected externally by using a single reference source (or calibrated sources) to adjust each ROC before the measurement. The reference source can be an outside current source or one or more pixels calibrated externally. Another option is to measure a few sample pixels coupled to each readout circuit with a single measurement readout circuit, and then adjust all the readout circuits based on the difference between the original measurement and the measured values made by the single measurement readout circuit.

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

What is claimed is:

1. A system for determining the current effective value of at least one parameter of selected pixels in an array of pixels in a display in which each pixel includes a light-emitting device, said pixels being arranged in multiple rows and columns, said system comprising

multiple readout circuits each of which is shared by multiple columns of pixels while still permitting the measurement of said at least one parameter independently for each of the individual pixels, and

a controller coupled to said readout circuits and adapted to measure the values of said at least one parameter of a first group of said selected pixels in a selected row with a first of said readout circuits,

determine a curve fit for the values of said at least one parameter measured by said first readout circuit,

## 11

measure the values of said at least one parameter of a second group of said selected pixels in said selected row, adjacent said first group of said selected pixels in said selected row, with a second of said readout circuits,

determine a first value of said at least one parameter of the first pixel in said second group from said values measured with said second readout circuit,

determine a second value of said at least one parameter of the first pixel in said second group from said curve fit,

determine the difference between said first and second values of said at least one parameter of the first pixel in said second group, and

adjust the values of said at least one parameter measured for said second group of said selected pixels with said second readout circuit, based on said difference between said first and second values of said at least one parameter of the first pixel in said second group.

2. The system of claim 1 in which said light-emitting devices are OLEDs and each pixel includes a drive transistor having a threshold voltage, and said at least one parameter includes at least one of the OLED voltage, and said threshold voltage of said drive transistor.

3. The system of claim 1 in which said difference is determined for multiple pairs of adjacent groups of pixels in said selected row of pixels.

4. The system of claim 3 in which said difference is determined for multiple pairs of adjacent groups of pixels in multiple rows of pixels, and said controller is adapted to average said differences for said selected rows, and adjust the measurements made for additional rows of pixels on the basis of said average.

5. A system for controlling an array of pixels in a display in which each pixel includes a light-emitting device, the system comprising

a pixel circuit in each of said pixels, said circuit including said light-emitting device, which emits light when supplied with a voltage  $V_{OLED}$ ,

a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage,

a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor,

a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage,

a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said light-emitting device,

a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, and

a controller coupled to said data and monitor lines and to said switching and read transistors, and adapted to during a first cycle, turn on said switching and read transistors while delivering a voltage  $V_b$  to said monitor line and a voltage  $V_{d1}$  to said data line, to

## 12

supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and read a first sample of the drive current at said first node via said read transistor and said monitor line,

during a third cycle, turn off said read transistor and turn on said switching transistor while delivering a voltage  $V_{d2}$  to said data line, so that the voltage at said second node is a function of  $V_{OLED}$ ,

during a fourth cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and read a second sample of the drive current at said first node via said read transistor and said monitor line, and

compare said first and second samples and, if said first and second samples are different, repeating said first through fourth cycles using an adjusted value of at least one of said voltages  $V_{d1}$  and  $V_{d2}$ , until said first and second samples are substantially the same.

6. The system of claim 5 in which said pixels are arranged in rows and columns, and said pixel circuits in a plurality of columns share a common monitor line.

7. The system of claim 6 in which, during said second and fourth cycles, said controller is adapted to turn off all the drive transistor in all of said pixel circuits sharing a common monitor line, except the pixel circuit in which said drive current is being read.

8. The system of claim 5 in which said controller is adapted to determine the current value of  $V_{OLED}$  when it has been determined that said first and second samples are substantially the same.

9. A system for controlling an array of pixels in a display in which each pixel includes a light-emitting device, the system comprising

a pixel circuit in each of said pixels, said circuit including said light-emitting device, which emits light when supplied with a voltage  $V_{OLED}$ ,

a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage,

a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor,

a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage,

a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said light-emitting device,

a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, and

a controller coupled to said data and monitor lines and to said switching and read transistors, and adapted to during a first cycle, turn on said switching and read transistors while delivering a voltage  $V_b$  to said monitor line and a voltage  $V_{d1}$  to said data line, to

13

supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and read the value of the drive current at said first node via said read transistor and said monitor line, and

compare said read value of said drive current with a reference value of said drive current and, if said read value and said reference value are different, repeating said first and second cycles using an adjusted value of said voltage  $V_{d1}$ , until said read value and said reference value are substantially the same.

10. A method of controlling an array of pixels in a display in which each pixel includes a pixel circuit having a light-emitting device, which emits light when supplied with a voltage  $V_{OLED}$ ; a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage; a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor; a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage; a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said light-emitting device; and a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, and the method comprising

during a first cycle, turning on said switching and read transistors while delivering a voltage  $V_b$  to said monitor line and a voltage  $V_{d1}$  to said data line, to supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and reading a first sample of the drive current at said first node via said read transistor and said monitor line,

during a third cycle, turning off said read transistor and turning on said switching transistor while delivering a voltage  $V_{d2}$  to said data line, so that the voltage at said second node is a function of  $V_{OLED}$ ,

during a fourth cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and reading a second sample of the drive current at said first node via said read transistor and said monitor line, and

14

comparing said first and second samples and, if said first and second samples are different, repeating said first through fourth cycles using an adjusted value of at least one of said voltages  $V_{d1}$  and  $V_{d2}$ , until said first and second samples are substantially the same.

11. The method of claim 10 in which said pixels are arranged in rows and columns, and said pixel circuits in a plurality of columns share a common monitor line.

12. The method of claim 11 which includes, during said second and fourth cycles, turning off all the drive transistor in all of said pixel circuits sharing a common monitor line, except the pixel circuit in which said drive current is being read.

13. The method of claim 11 which includes determining the current value of  $V_{OLED}$  when it has been determined that said first and second samples are substantially the same.

14. A system for controlling an array of pixels in a display in which each pixel includes a pixel circuit having a light-emitting device that emits light when supplied with a voltage  $V_{OLED}$ ; a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage; a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor; a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage; a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said light-emitting device; a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, the method comprising

during a first cycle, turning on said switching and read transistors while delivering a voltage  $V_b$  to said monitor line and a voltage  $V_{d1}$  to said data line, to supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage  $V_{ref}$  to said monitor line, and reading the value of the drive current at said first node via said read transistor and said monitor line, and

comparing said read value of said drive current with a reference value of said drive current and, if said read value and said reference value are different, repeating said first and second cycles using an adjusted value of said voltage  $V_{d1}$ , until said read value and said reference value are substantially the same.

\* \* \* \* \*